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Abstract
VERSA is a tool that assists in the algebraic analysis of real-time systems. It is
based on ACSR, a timed process algebra designed to express resource-bound real-time
distributed systems. VERSA supports the analysis of real-time processes through algebraic rewriting, interactive execution, and equivalence testing. This paper begins
by presenting a brief overview of the process algebra ACSR, its syntax, operational
semantics, and equivalence relations. VERSA'S process and command syntax, its algebraic rewrite system, and its state-based analysis features are described fully. The
presentation includes examples that illustrate the salient features of ACSR, and output
from sample VERSA sessions that demonstrate the application of the tool to real-time
systems analysis.

I

Introduction

Reliability in real-time systems can be improved through the use of formal methods for t h e
specification and analysis of real-time systems. Formal methods treat system components as
mathematical objects and provide mathematical models t o describe and predict t h e observable properties and behaviors of these objects. There are several advantages t o using formal
methods for t h e specification and analysis of real-time systems. They include (1) t h e early
discovery of ambiguities, inconsistencies and incompleteness in informal requirements; (2)
t h e automatic or machine-assisted analysis of the correctness of specifications with respect t o
requirements; and (3) the evaluation of design alternatives without expensive prototyping.
Despite all t h e virtues of using formal methods, their manual application tends t o b e time
consuming a n d error prone. To alleviate this strain, we have built VERSA (Verification,
Execution, a n d Rewrite System for ACSR), an integrated toolkit whose goal is t o simplify
t h e specification and analysis of resource-bound real-time systems.
*This research was supported in part by ONR N00014-89-J-1131, ONR N00014-89-J-1131S1, and
DARPAINSF CCR90-14621. Correspondence and requests for reprints should be sent to Insup Lee, Department of Computer and Information Science, University of Pennsylvania, Philadelphia, PA, 19103-6389
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VERSA is based on ACSR[l], a process algebra for describing concurrent real-time systems with explicit resource requirements. To specify and analyze real-time systems, many
process algebras have been augmented to include the notion of time and a set of timed
operators [2, 3, 4, 5, 6, 7, 81. The domain of time is a partially ordered set that is either
discrete or dense. A time domain is discrete if there is a least element in the domain and
each element in the domain has a finite number of predecessors and a unique immediate
successor. A time domain is dense if there is an element between any two elements in the
domain; that is, an event can happen at an arbitrary moment in time. Dense time is a more
general model of real-world phenomena, but the discrete time domain simplifies modeling
and analysis in many cases, and is an accurate model of a common problem domain, that
of digital systems operating from a single global clock. Although a version of ACSR with
dense time is being developed, the presentation of ACSR in this paper is restricted to the
discrete time domain.
The timing behavior of a real-time system depends not only on delays due to process synchronization, but also on the availability of shared resources. Most current real-time process
algebras, including those cited above, adequately capture delays due t o process synchronization; however, they abstract out resource-specific details. In contrast, the computation
model of ACSR is based on the view that a real-time system consists of a set of communicating processes that compete for shared resources. The use of shared resources is modelled
by timed actions whose executions are subject to the availability of resources. Contention
for resources is arbitrated according to the priorities of competing actions. To ensure the
uniform progression of time, processes execute timed actions synchronously. In addition to
timed actions, ACSR supports instantaneous actions, called events, that do not consume any
resource. Processes execute events asynchronously except when two processes synchronize
through matching events. Priorities are also used to arbitrate the choice among multiple
events that are possible at the same time.
The novelty of ACSR relative to existing real-time formalisms is its representation of
resources and priority. Without an explicit notion of resources, the specification of resourcebound systems requires that some artificial means be used to model resource requirements,
such as defining processes to represent resources. Models that lack explicit priorities require
that a process be created for the express purpose of arbitrating priorities and implementing
preemption. Providing explicit notions of resources and priority within ACSR has simplified
the task of modeling common situations that arise in real-time system design, and results in
specifications that are closer analogues of the systems they model.
Although mathematical formalisms for expressing processes are important in themselves,
their manual application to realistic systems is time consuming and error prone. As a result, many formalisms are supported by automated tools that perform tasks such as syntax
checking, state space analysis, and interactive execution. Space does not permit us to survey
the vast range of formal approaches and supporting tools here, however we briefly overview a
few representative examples of language-based systems for the purpose of comparison. The
classic formalisms CSP[9] and CCS[10, 111 are supported by FDR[12] and CWB[13], respectively. These tools offer textual interfaces for process description, comparison of processes,

and model checking. A different emphasis is present in the Process Algebra Manipulator
(PAM)[14, 151, which is in some respects more general than FDR or CWB, as it allows the
user t o define the language that is to be used for analysis, and supports very general algebraic
analysis techniques. Tools are fundamental to Modechart[lG, 17, 181 and the TTM/RTTL
verifier[l9], which use a graphical formalism to express the structure of concurrent systems,
and provide an interpreter and a logic-based language for analysis.
Based upon the algebra ACSR, VERSA is a tool that supports an algebraic approach t o
systems analysis and design. Systems are described as algebraic expressions, and they can be
analyzed by (1)application of rewriting rules to deduce system properties; (2) construction of
a state machine, and subsequent exploration and analysis of the state space of that machine
to verify safety properties such as freedom from deadlocks and equivalence of alternative
process formulations; or (3) interactive execution of the process specification to explore
specific system properties and sample the execution traces of the system.
VERSA differs from all of the tools mentioned previously in its support for a formalism
that allows explicit modeling of resources and priorities. However, VERSA does lack some
features provided by classic tools like FDR and CWB, such as model checking. PAM is
similar to VERSA in that it supports algebraic analysis, but the focus of PAM is the creation
and analysis of new algebras, so it is necessarily more complete in its support of algebraic
manipulations and theorem proving techniques. However, PAM lacks some of VERSA's more
practical features, such as state-based analysis. The graphical interface of Modechart and
TTM/RTTL offers distinct advantages over VERSA's textual notation, but neither of these
systems offers a formal algebraic framework to facilitate the construction of proofs based on
their underlying language.
The remainder of this paper is organized as follows. Section 2 gives a brief introduction to
the ACSR paradigm. Section 3 presents a detailed description of the VERSA tool including
details of its architecture, implement ation, process description conventions, and features that
support analysis, illustrated with examples. Section 4 concludes the paper with a summary
discussion and presents some ways in which we plan to extend VERSA.

2

Modeling Processes

VERSA's language for describing processes and the underlying semantics is based on ACSR
(Algebra of Communicating Shared Resources), a process algebra that incorporates the notions of communication, concurrency, resources, and priorities into a single formalism. This
section provides the details of ACSR necessary to underst and VERSA's facilities for operating on ACSR process descriptions.

2.1

Actions

When modeling a process with algebraic expressions, the progress of the process through its
interactions with external agents is modeled by the execution of discrete "actions." ACSR

uses two distinct action types to model computation: time and resource consuming actions,
and instantaneous events.
Timed Actions-We consider a system to be composed of a finite set of serially reusable
resources, denoted by R. An action that consumes one "tick" of time is drawn from the
domain P(R x AT) (the power set of R x N ) , with the restriction that each resource be
represented at most once. As an example, the singleton action, {(r,p)}, denotes the use of
some resource r E R running at priority level p. Priority values range over N , with 0 being
the lowest (least pressing) priority, and priority increasing with increasing p. The action 0
represents idling for one time unit, since all resources are inactive.
We use V R to denote the domain of timed actions, and we let A, B, C range over DR.
We define p(A) to be the set of resources used by the action A, e.g. p({(rl,pl), ( T ~ , ~ ~=) } )
{rl, r2). We also use T,(A) to denote the priority level of the action A in the resource r, e.g.
~ ~ ~ ( { ( r (r2,p2)})
~ ) p ~ )=
, PI. By convention, if r is not in p(A), then nT(A)= 0.
Instantaneous Events-We call instantaneous actions events, which provide the basic
synchronization in our process algebra. An event is denoted by a pair ( a l p ) , where a is the
babel of the event, and p is its priority. Again, priority values range over N with 0 being
the least pressing priority. Labels are drawn from the set L U U {r},where if a is a given
label, we say that a is its inverse label, i.e. Ti = a . A label and its inverse can be thought
of as naming complementary ends of a communication channel. As in CCS[10], the special
identity label, r , arises when two events with inverse labels are executed in parallel.
We use DE to denote the domain of events, and let e, f and g range over VE.We use
l(e) and ~ ( e to
) represent the label and priority, respectively, of the event e.
Finally, the entire domain of actions is V = DR U DE, and we let cr and j3 range over V.

:

2.2

ACSR Operator Syntax and Semantics

Let P, PI, P2,and P3 range over the domain of terms, and let X range over the domain of
term variables. Additionally, we assume an infinite set of free term variables, F V . ACSR's
syntax is given by the grammar of Figure 1.

Figure 1: Syntax of ACSR Process Expressions

NIL is a process that executes no action (i.e., it is initially deadlocked). There are two
prefix operators, corresponding to the two types of actions. The first, A : P, executes a
timed, resource-consuming action A, consumes one time unit, and proceeds to the process
P . The second prefix operator, e.P, executes the instantaneous event e, and proceeds to P.
The Choice operator PI + P2 represents nondeterminism - either of the processes may be
chosen to execute, subject to the event offerings and resource limitations of the environment.
is the concurrent execution of PI and P2.
The operator PIJJP2

The Scope construct P A; (PI,P2,P3)binds the process P by a temporal scope[20], and
incorporates both the features of timeouts and interrupts. We call t the time bound, where
t E N + U {m) (i.e., t is either a non-negative integer or infinity). P executes for a maximum
of t time units. The scope may be exited in a number of ways. First, if P successfully
terminates within time t by executing an event labeled with a, then control proceeds to
the "success-handler" PI (here, a may be any label other than 7 ) . Process P2 is a timeout
exception-handler; that is, if P fails to terminate within time t, then control proceeds to P2.
Lastly, at any time while P is executing it may be interrupted by P3's execution of a timed
action or instantaneous event, and the scope is then departed.
The Close operator, [PII,produces a process P that monopolizes the resources in I C R.
The Restriction operator, P\F, limits the behavior of P. Here, no events with labels in F
are permitted to execute. The process rec X . P denotes standard recursion, allowing the
specification of infinite behaviors. The term X, without a "rec" binding, is a free variable
that belongs to the infinite set F V .
ACSR's formal semantics is defined in two steps. First, we develop the unconstrained
N
transition system, where a transition is denoted as P
P' (for P and P' processes and
a an action). Within "+" no priority arbitration is made between actions. Rather, we
subsequently refine "+"to define our prioritized transition system, "-+, ."
The two rules for the prefix operators are axioms, i.e. they have premises of true. There
is one rule for time-consuming actions, and one for events.
-

ActT

-

ActI

A:PA'P

e.P "
.P

For example, the process {(rl,pl), (rz,p2)) : P simultaneously uses resources rl and ra for
one time unit, and then executes P. Alternatively, the process (a,p).P executes the event
"(a, p)," and proceeds to P.
The rules for Choice are identical for both timed actions and instantaneous events (and
hence we use "a" as the label).
ChoiceL

P 5P'

ChoiceR

P + Q 5 P 1

Q 5 Q'
P+Q&Q'

+

{(rl, 3), (r2,7)) : Q may choose between executing the event
As an example, (a, 7).P
( a , 7) or the time-consuming action {(rl, 3), (r2,7)). The former behavior is deduced from
rule A c t I , while the latter is deduced from A c t T .
The Parallel operator provides the basic constructor for concurrency and communication.
The first rule, ParT, is for two time-consuming transitions.

ParT

P

3P t , Q 3 Q1

PIlQ

A i uA2
+

P'lIQ'

(P(AI)n P(&) = 0)

Note that timed transitions are truly synchronous, in that the resulting process advances
only if both of the constituents take a step. Thus, care must be taken to insure that every

step of a timed computation offers one or more timed alternatives, lest the lack of a timed
step should "stop the clock." The condition p(Al) n p(Az) = 0 mandates that each resource
is truly sequential, and that only one process may use a given resource during any time step.
The next three laws are for event transitions. As opposed to timed actions, events may
occur asynchronously (as in C CS and related interleaving models).

The first two rules show that events may be arbitrarily interleaved. The last rule is for two
synchronizing processes, i.e. P executes an event with the label a, while Q executes an event
with the inverse label a. Note that when two events synchronize, their resulting priority is
the sum of their constituent priorities.
The Scope operator possesses a total of five transition rules describing the various behaviors induced by a temporal scope. The first two rules show that as long as t > 0 and P
does not execute an event labeled with b, the executions of P continue.

P

ScopeCT

P
ScopeCI

a: (Q, R, S)

A.
P'
A
P'

P ".P'
P abt( Q , R , S ) 5P'

&-I

(Q, R, S)

a: ( Q , R , S )

( t > 0)

( l ( e >#

6t > 0)

The ScopeE (for "end") shows that P can depart the temporal scope by executing an event
labeled with b. Upon exit, the label b is converted to the identity label 7 ; however, the same
priority is retained.

p

5pi

ScopeE

wQ

(t > (9

The next rule, ScopeT (for "timeout"), is applied whenever the scope times out, i.e. when
t = 0. At this point, control proceeds to the exception handler R.

ScopeT

R "
.R'

P & ( Q , R , s )5EZ'

( t = 0)

Finally, Scope1 shows that the process S may interrupt (and kill) P while the scope is still
active. Note that the interrupt step may be one of several options offered simultaneously,
and whether or not the interrupting action is executed and the scope is terminated will

depend upon the priorities of the competing events and the preemption relation that will be
defined shortly. Also note that scopes may be nested arbitrarily deeply. When nested scopes
use the same action to trigger an interrupt, the interrupting action will propagate upward
after each interruption. This follows from rule ScopeI, which specifies that the interrupting
action is preserved.

ScopeI

S "- S'
PA: ( Q ,R , S ) -% S'

(t > 0)

The Restriction operator defines a subset of instantaneous events that are excluded from
the behavior of the system. This is done by establishing a set of labels, F (7 $ F), and
deriving only those behaviors that do not involve events with those labels. Note that while
P\F restricts P from communicating with other processes using labels in F, concurrent subprocesses within P are free to interact with one another using these labels. Thus, restriction
can be viewed as the assignment of dedicated channels for communication within a process.
Note also that time-consuming actions are unaffected by restriction.

ResT

P
P\F

p ("'") p'

A'

P'
5P1\F

ResI

P\F

P1\F

(a,

$F)

While Restriction assigns dedicated channels to processes, the Close operator assigns
dedicated resources. When a process P is embedded in a closed context such as [PII,we
ensure that there is no further sharing of the resources in I. Assume that P executes a timeconsuming action A. If A utilizes less than the full resource set I, the action is augmented
with ( r , 0) pairs for each unused resource r E I - p(A). The way to interpret Close is as
follows. A process may idle in one of two ways: it may either release its resources during
the idle time (represented by 0), or it may hold them. Close ensures that the resources are
held. (Instantaneous events are not affected.)

The operator rec X.P denotes .guarded recursion, allowing the specification of infinite
behaviors.

Rec

qrec
X . p / X ] 5P'
rec X.P "-t P'

P['" x . P / X ] is the standard notation for substitution of rec X.P for each free occurrence of
X in P. By guarded recursion, we mean that all occurrences of X in rec X.P are preceded
by some action a. For example, rec X . ( A : X ) is guarded, while rec X . ( X + A : X) is not.

As an example, consider rec X.(A : X), which executes the resource-consuming action
"A" forever. By ActT, A : (rec X.(A : X))

A

rec X.(A : X), so by R e c , rec X.(A :

A

X) ----+ rec X.(A : X).

2.3

Priority and Preemption

The prioritized transition system is based on preemption, which incorporates our treatment
of synchronization, resource-sharing, and priority. The definition of preempt ion is straight forward. Let
called the preemption relation, be a transitive, irreflexive, binary relation
on actions. Then for two actions a and P, if a 4 P, we can say that "a is preempted by P."
This means that in any real-time system, if there is a choice between executing either a or
/3, it will always execute /3.

"+",

Definition 2.1 ( P r e e m p t i o n Relation) For two actions, a, P, we say that
(a 4 p), if one of the following cases holds:

(1) Both a and

/3 are timed

P preempts a

actions in VR, where

(2) Both a and /3 are events in DE, where
(3) a E VR and /3 E DE, with

T (a)

< n (P) A l(a)= l(P)

1(P) = T and r(P) > 0.

Case (1) shows that the two timed actions, a and p, compete for common resources, and in
fact, the preempted action a may use a superset of p's resources. However, P uses all of the
resources that have at least the same priority level as a (recall that rr(B) is, by convention,
0 when r is not in B). Also, ,b' uses at least one resource at a higher level.
Case (2) shows that an event may be preempted by another event having the same label
but a higher priority.
Finally, case (3) shows the only case in which an event and a timed action are comparable
That is, if n > 0 in an event (7, n), we let the event preempt any timed action.
under "4."
Example 2.1 The following examples show some comparisons made by the preemption
relation, "4."
a. TI,^), (r2,5)) 4 {(r1,7), (r2,5)}
b. {(r1,2),(7-2,5))4, Ur1, 7), ( ~ 2 3))
,
c- {(TI, 2), (r2, O)}
{('I, 7)}
d. {(Q,2), ( 7 - 2 , 1 ) } 74 {(rl, 7))
e- ( T I )4 (?2)
f - (a, 1) 74 ( b , 2)
g. (a, 2) 4 (a, 5 )
h. {(rG'),(r2,5)} 4

(4

We define the prioritized transition system
preemption.

"+,,"

Definition 2.2 The labeled transition system

which simply refines "+"t o account for

(Y

"+," is defined as follows:

P +, P' if

and only if
a) P

5P'

is an unprioritized transition, and

b ) There is no unprioritized transition P

2.4

P
4
PI'

such that a 4

P.

Example: Mutual Exclusion Problem

In this section, we demonstrate the main features of the ACSR paradigm by presenting two
approaches to the specification of a mutual exclusion problem.

Example 2.2 Consider tasks A and B which run on cpul and cpu2, respectively, and share
a common data structure called data with different priorities. The tasks send their requests
for data via the channels chanl and chan2, respectively. To ensure mutual exclusion, data
is protected by critical sections in each of the tasks. The running of the tasks inside their
critical sections is captured by a fixed number of actions prc, and prc,, respectively, and
outside the critical sections by an arbitrary number of actions run1 and run2, respectively.
The computation steps in which the tasks commit to moving into their critical section are
req, and req2, respectively.
The actions are defined as follows:
prc, = {(data, I ) , ( c p u ~I),),
prc2 = {(data, 2),(cpu2, I)},

run1 = { ( c P u ~I,) ) ,
run2 = { ( c P u ~I)},
,

r e q ~= { ( ~ P u I , ( c h a n l , l ) }
req2 = {(cpuzl 11, (chan2,l))

We give two different solutions to the mutual exclusion problem in ACSR. The first one
adopts the traditional approach of using semaphores to protect the critical sections. The
resulting specification is the process S :

s

([PI I( p 2 11 PV]{data)) \ { P , V)
PI = (rec X. run1 :X) A, (NIL, NIL, reql : P-csl)
(p, 1) .prc, :prcl :prc, : ( v , 1) . PI
P-csl = run1 :P-csl
P2 = (rec X . run2 :X) A, (NIL, NIL, req, :P-cs2)
P-cs2 = run2 : P-cs2 (p, 2) . prc, :prc2 : prc, :prc2 : (u,1) . P2
=

+

+

P V = 0 : P V + ( ~ , l ) . ( r e c X (. ~ : X + ( U , ~ ) . P V ) )
Process S specifies that tlie system is made up of three concurrent tasks PI, P2, and P V
that monopolize the resource data, and do not share their semaphore's p and v operations
with any other processes. PI and P2 represent the competing tasks that share the data
resource. PI and P2loop until they receive a signal (via resource chanl or chan2, respectively)

indicating that there are data to process in the buffer. Each then proceeds to P-csl and
P-cs2, respectively, where they idle if the semaphore is unavailable, or obtain the semaphore,
proceed through their critical section, relinquish the semaphore, and return to their initial
state. Process P V models a binary semaphore, offering communication on ji, and then
waiting until a synchronization on E occurs before offering 17 again.
The second solution to the same problem exploits the sequential nature of ACSR's resources and leads to a simpler specification of the mutual exclusion problem, represented by
the process T:
=

[&1

11 & 2 ] { d a t a }

Q I = (rec X . run1 :X ) A, (NIL, NIL, reg, : Q-csl)
Q-csl = run1 : Q-csl prc, :prc, :prc, : Ql

+

Q Z = (rec X . run2 : X ) A, (NIL, NIL, reg, : Q-csl)
Q-csz = run2 : Q-cs2 prc2 :prcz :prc, : prc, : Q 2

+

The resource data in the process T is closed to guarantee that if data is available while
requested by Q1 or Q 2 , it will be taken immediately.
The different priorities of the two subtasks are enforced by ( p , 1) 4 ( p , 2) in process S
and by prc, 4 prc, in process T . As we will see later, the correctness of S follows from that
of T after certain equivalence relations between the two processes are established.

2.5

Equivalence of Processes

Our analysis techniques are based on process equivalence, where we attempt to prove that a
process P is equivalent to a process Q. Typically, P is an abstract operational specification
of the problem, while Q is a more detailed implementation. The objective is to show that
the two processes are operationally equivalent. Equivalence between two ACSR processes is
based on the concept of bisimulation[21],which compares the computation trees of the two
processes.

Definition 2.3 For a given transition system "+
", any binary relation r is a strong bisimulation if, for (P,Q ) E r and cr E D,
1. if P

5P' then, for some Q', Q 3.Q' and ( P ' , Q') E r , and

2. if Q

5Q'

then, for some P', P

5P' and (PI,Q') E r.

In other words, if P (or Q ) can take a step on a, then Q (or P ) must also be able to take a step
on a with both of the next states also bisimilar. There are some very obvious bisimulation
relations, e.g. 0 (which certainly adheres to the above rules) or syntactic identity. However,
using the theory found in [22],it is straightforward to show that there exists a largest such
bisimulation over "+," which we denote as " w . " This relation is an equivalence relation,
and is a congruence with respect to ACSR's operators[23]. Similarly,
is the largest
strong bisimulation over "t,,and
" we call it a prioritized strong equivalence.
" N ~ "

When comparing specifications and implementations we often find that because different
objectives were pursued in formulating the two process expressions (for example, simplicity
for the specification, and efficiency for the implementation), the internal synchronization
actions of the two processes are not identical. Consequently, even though the two processes
may display identical "external" behavior (i.e. non-T event labels and timed action steps),
there may be T actions in one process that do not correspond directly with T actions in the
other. (Recall that synchronization replaces the complementary event labels with a single
T event.) For those situations where matching of external behaviors is sufficient, a weaker
form of equivalence, weak bisimulation[l0]is used.

Definition 2.4 If t E P ,then t* E ( V occurrences of T from t .

IT))*is

the sequence derived by deleting all

Definition 2.5 I f t = r y l - . - c u , E P ,
then E $ E' if

where p represents an arbitrary priority value that can vary from event to event.

Definition 2.6 For a given transition system
ulation if, for (P,Q) E r and cr E 23,

, any binary relation r

((--4"

is a weak bisim-

1. $ P '-,P' then, for some Q', Q =% Q' and (P', Q') t r , and

2. if Q '-,Q' then, for some

PI,

P A PP'and (P',Q') E r.

In other words, if P (or Q) can take a step on cu E V, then Q (or P) must also be
.
if P (or Q) can take a step on ( T , ~ ) ,
able to take a step (or steps) on ( ~ , p ) * c r ( r , p ) *And
then Q (or P) may or may not take a step (or steps) on (T,P)+. It is possible t o prove
the existence of a largest weak bisimulation over "+," in a manner analogous to the case
for prioritized strong equivalence, and we call this relation a prioritized weak equivalence.
Prioritized weak equivalence is not a congruence, meaning that equivalent processes may not
behave identically when substituted into larger contexts, but it is a useful comparison for
evaluating processes meant to operate independently.

3

The VERSA Environment

The VERSA environment has been designed to allow integrated use of algebraic manipulation of specifications and state-space exploration based analysis. The design has been
implemented using object-oriented techniques and the C++ language to facilitate maintenance, enhancement, and portability. The sections that follow describe the VERSA system.
Section 3.1 provides an overview of the system architecture. Section 3.2 describes VERSA'S
input/output conventions, process syntax, command syntax, and features.

3.1

Structure

Figure 2 shows the overall architecture of the VERSA system. The architecture is divided
into three major areas: front-end, intermediate representation, and analysis and rewriting.
Intermediate
Representation

Front-End

Analysis and Rewriting

I

I
I
I

I
I
I
I
I

D
Rewrite
System

I
I

File

acsr2lts

Interactive
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I

Figure 2: VERSA System Structure
The front-end is responsible for management of input sources, parsing of input commands
and process definitions, and presentation of a consistent interface to the user. The current
user interface is keyboard- and file-based, allowing commands and process descriptions to be
entered directly from the keyboard, input from a file, or a combination of keyboard and file
input. The lexical analysis and parsing of the input is handled by a Lex/Yacc based parser.
Analysis and rewriting provides support for automatic and user-directed analysis of system specifications. At present there are three major functions implemented: rewriting,
equivalence testing, and interactive execution.
The rewrite system facilitates the rewriting of ACSR process expressions according to
sound algebraic laws that preserve prioritized strong equivalence. At the direction of the user,
the rewrite system applies pre-defined algebraic laws to one or more processes, producing
a new process that may be bound to a new, or pre-existing process variable. In this way,
algebraic proofs of the equivalence of process expressions may be developed.
Equivalence testing and interactive execution operate on a labeled transition system
(LTS). The LTS for one or more processes is produced by an algorithm that expands the
process to produce a labeled transition system representing all possible executions. The

LTS construction algorithm also prunes edges made unreachable by the semantics of the
prioritized transition system, in most cases reducing the size of the resulting state machine.
Processes can be tested using a number of different notions of equivalence including syntactic equivalence, a weaker syntactic equivalence which allows renaming of process variables
and simple changes in structure, prioritized strong equivalence, and prioritized weak equivalence. In the order listed, these notions of equivalence increase in computational complexity
and decrease in "strength" (i.e., equate more terms).
The interactive execution feature allows user-directed execution of process specifications.
The user may interactively step through the LTS one action at a time, produce traces from
random executions of the LTS, save process configurations to a stack for later analysis while
an alternate path is explored, and analyze the size and deadlock characteristics of the LTS
resulting from their process.

3.2

Representation and Operations

While the architecture of the VERSA system's design is important for assuring high performance, ease of use, maintainability, and extensibility, what matters most to the user is
the ease with which processes can be described, manipulated, and analyzed. In this section
we present an overview of VERSA'S input syntax, command language, rewrite system, and
interactive execution environment.

3.2.1

Input conventions and facilities

One of the primary goals of the VERSA system is to make the language in which processes
are represented as readable a;s possible. Toward that end, the syntax has been kept as close
to the original ACSR syntax as possible, and syntactic conventions from mathematics have
been adopted to simplify the description of large systems of process expressions.
VERSA'S syntax for describing processes is necessarily different from pure ACSR, because of ACSR's extensive use of subscripting, superscripting, and characters not available
on standard ASCII keyboards. The differences between the ACSR syntax (Figure 1) and
VERSA syntax are shown in Table 1. The syntax of operators not appearing in this table is
identical to the original ACSR syntax.
The syntax used for binding process expressions to nanies is a semicolon terminated
assignment statement. For example, Figure 3 shows two alternative VERSA descriptions of
a two-place semaphore P V 2 composed of two copies of the process P V defined in Example
2.2. As the example demonstrates, an alternative way to write recursive processes is by
using mutually recursive references to process names. It is actually the preferred way in many
cases because it is more revealing. On the right-hand sides of the assignment statements,
the types of p and v (labels for events) are inferred from their usage. Implicit typing is used
throughout VERSA, so there is no need to explicitly declare the types of identifiers used as
process variables, resource names, or event labels.
Binding of process variables within process expressions is dynamic, meaning that subsequent changes to process variable bindings can change the meaning of processes that reference

Pure ACSR
a,E, a', a;
T

NIL

I I (composition)
PA,"(Q,R,S)
00

[PI1

8

VERSA Syntax
a , 'a, a ' , aCil
t or t a u
Any capitalization of N I L
1) or I
scope(P,a,t,Q,R,S)
i n f or i n f i n i t e or i n f i n i t y
CPl I
{) or i d l e

Table 1: Pure ACSR vs. VERSA Syntax

PV2
PV

=

PV2
PV
PV'

=

=

=
=

PV I I PV;
{):Pv + ( ' p , l ) . ( r e c X . ( { } : X + ( ' V , ~ .)P V ) ) ;
PV I I PV;
{):Pv + ( J p , l ) . P V ' ;
{}:Pv' + ( ' v , I ) . P V ;

Figure 3: Alternative VERSA Descriptions of 3-place Semaphore
them. For example, if process P is defined in terms of process Q, and Q is later re-bound to
a new process expression, then the behavior of P may change as well.
Frequently, realistic process descriptions involve bounded counting which is implemented
as progression through a finite sequence of similar states. When writing a process in a mathematical context, it is common to use subscripts to describe such a set of nearly identical
items with a single concise expression. VERSA also allows such subscripting, as the 5-place
semaphore shown in Figure 4 demonstrates. The syntax for index variable definition is borrowed from Mathematica[24], and the semantics are similar to the traditional mathematical
conventions for subscripting. That is, event labels, resource names, and process variables
may be of any arity, provided the arity is used consistently; index variables can only be
defined in terms of expressions involving integer constants and previously defined index variables; and all references to indices must be bound within the process definition of which they
are a part.
The full syntax of an index definition is
(Var , (Finish) ) ( S t a r t ,F i n i s h , [Step, [Conditional]])),
where Var is the name of the variable being defined as an integer index; S t a r t is the initial
value of Var (1 if omitted); Finish is the largest value Var may attain; S t e p is a positive

Pure ACSR

PV50 = { } : P V s 0 $ @ , I ) . PVS1
PV5; = {) :PV5; $
. PV5;+1
PV55 = { } : PV55 (v,1) . PV54

VERSA Syntax

pv5[0I = { ) : P v ~ C O I+ ('p,I).PV5[11;
PV5 Cil = { } :PV5 [il + ( ' p , 1) .PV5[i+ll + ( ' v , I ) .PV5 [i-11 {i,I ,a);
PV5151 = {}:pv5[51 + ( ' v , l ) . P V 5 [ 4 1 ;

+

+ ( D , 1). PV5;-1, 1 5 i 5 4

Figure 4: Five-Place Semaphores Using Subscripted Processes

value used to increment Var; and Conditional is a predicate on the value of V a r , constants,
and values of indices from outer scopes, which determines whether or not each iteration of
the index will be used to create a process. Nested indices are denoted by a comma-separated
list of index definitions, evaluated from left to right. Thus,

defines ten processes: P [I], P C21,

. . ., P [lo]

while

defines a lower-triangular matrix of ten processes: Q [ I , 11, Q [2,11, Q [ 2 , 2 ] , Q [ 3 , I],
Q[4,31, Q C4,41, and

. . .,

each define five processes with odd indices. (The symbol % is the modulus operator.)
Along with the power to bind large numbers of processes in a single concise expression
comes the need to operate on arbitrarily large collections of process variables and labels in a
general way. VERSA addresses this problem by adding generalized versions of ACSR's binary
operators. For example, Figure 5 describes an alternative implementation of a five-place
semaphore through parallel composition of five copies of the process P V defined previously.
To further generalize process specifications and improve their readability, a preprocessing
facility that performs macro substitution and file inclusion is also provided. The preprocessor has a syntax identical to the preprocessor used in the "C" programming language. The
# i n c l u d e <...> directive includes files from a standard directory, and the #define ... directive defines symbolic constants for substitution wherever they appear in subsequent input.
Generalized macro definitions with parameter substitution and the #undef ... directive for
removing definitions are also implemented. Some uses of the preprocessing facility can be
seen in later examples.

Pure ACSR

P V 5 = P V ) I P V ) I P V I ) PVII P V

VERSA Syntax

PV5 = p a r a l l e l CPV,

{i ,I , 511 ;

Figure 5 : Five-Place Semaphores Using Generalized Operator

3.2.2

The algebraic rewrite system

The algebraic approach to formal analysis of systems is a three-step process. First, the
system is described as an easily understood, easily verified set of process expressions known
as a specification. Then, another set of process expressions is constructed to reflect a realistic
formulation of the specification that uses all of the operators of the algebra necessary for
a concise and efficient implementation of the specification. Last, the user formally proves
that the implementation respects the specification by algebraic manipulations according to a
pre-defined set of algebraic laws that have been shown to preserve the notion of equivalence
that is of interest. For VERSA, there are 32 such laws, shown in Section A of the Appendix,
which preserve prioritized strong equivalence (defined in Section 2). These laws are adapted
from [25], which presents a set of laws that are sound and complete for finite state ACSR
agents .
Rewriting is carried out using a function-style syntax, whereby the name of the law
is applied to the process being rewritten. For example, the process expression that results from applying law Choice(1) to the process (a, I).& NIL is specified in VERSA
as Choice1 ( (a,1) .Q + N I L ) . Frequently the process that is being manipulated is not in
the exact form required by the law, and so operators for abstracting and expanding substructure are provided. The fold operator has the syntax f old(process,process-variable),
and it yields the process that results from replacing every occurrence of the process bound
to process-variable in process by the variable itself. The unfold operator has the syntax
unf old(process,process-variable), and it yields the process that results from replacing every
occurrence of process-variable in process by the process expression bound to process-variable.

+

Example 3.1 In this example, we demonstrate how to prove by rewriting in VERSA that
the process definition

P V = (p,1 ) .rec X.((U,1 ) .P V
is equivalent to

+ {) :X) + { } :P V

+ @ , I ) .rec X.({):X + ( E , 1).P V )
The VERSA script is as follows where law Choice(3) is P + & = Q + P :
P V = {) :P V

Ready: PV = ( ' p , l ) . r e c X . ( ( ' v , I ) . P V + {):x)+ {):Pv;
Ready: Q = ( ' ~ ~ .PV
1 ) + ({):x);
Ready: PV = f o l d ( P V , Q ) ;
Ready: PV?
( ' p , 1 > . ( r e c X . ( 9 ) ) + ({):PV)
Ready: Q = c h o i c e 3 ( Q ) ;
Ready: Q?
({}:XI + ( ' v , l ) . P V
Ready: PV = unfold(PV,Q);
Ready: PV?
( ' p , l ) . ( r e c X . (({):x) + ( ' ~ ~ .PV))
1 ) + ({):Pv)
Ready: PV = choice3(PV);
Ready: PV?
({}:Pv) + ( ' p , l ) . ( r e c X . ( ( { ) : x ) + ( ' ~ ~ .PV))
1 )
Step (1) defines the process PV to be manipulated. Step (2) binds the subprocess to be
isolated by a fold operation to the variable Q. Step (3) hides the substructure of PV that
corresponds to the process bound to 9. Step (4) confirms this operation by displaying the
new binding for PV. With the process bound to Q now in the correct form for law Choice(3),
Step ( 5 ) applies the law to Q to swap the two choices in Q, as confirmed in Step (6). Step (7)
unfolds occurrences of process variable in PV according to the binding registered previously,
as confirmed in Step (8). Finally, Step (9) swaps the two choices of PV to conclude the proof.
It is also possible to imbed the application of the law witliin the process definition, since
application of a law to a process expression is recognized as a process expression by the
parser. Thus, the multi-step derivation shown above can be carried by an alternate path of
reasoning according to

Our experience with the current command-based interface for rewriting is that a burdensome number of law applications, folding, and unfolding steps is required to prove even
trivial properties. We expect that the graphical user interface we are developing will make
the rewrite system much more conifortable to use with its point-and-click style of applying
laws.
3.2.3

Queries and testing of preemption and process equivalence

As seen in Example 3.1, the VERSA command language includes a query facility. Supported
query types include displaying the binding of process variables, displaying the types of other
(non-process variable) identifiers, comparing actions using ACSR's preemption relation, and
comparing processes for equality with respect to several different definitions of equivalence.
Comparing a pair of actions to test whether one is preempted by the other is handled by
the query

actionl rel-op action2?
where rel-op is either < or
example,

>,

and actionl and actionz are timed actions or events. For

reports " t r u e " since untimed events with the same label are conlparable, and ( p , 2 ) has a
higher priority than ( p , I ) . The query

reports "not comparable" since the event
action. On the other hand,

T

is the only event comparable with a timed

{(data,2), (cpul, 1)) < ( t a u , 1)
reports "true" since the actions are comparable and an internal action with non-zero priority
preempts a timed action.
Processes are compared using the query

where PI and P2 are process variables. The types of equality that are currently tested are
as follows, in order of increasing computation complexity and decreasing strength:
Syntactic identity-The first test performed is an attempt to determine whether the two
processes have identical abstract syntax tree structure, up to and including identical
names for all labels. This is such a strong notion of equivalence that it is rarely
used; however, it is useful for validating the final step of an algebraic proof in which
two process expressions have been manipulated to a point where they have identical
syntax.
Syntactic equivalence via unique fixed-point induction[26]-If the test for identical structure
and naming fails, the next test to be performed is a weaker syntactic equivalence that
allows renaming of process variables between the two expressions under consideration,
and trivial differences in structure. Though the test is efficient (termination is guaranteed in time proportional to the length of the process expressions), it applies only
to guarded sequential processes[lO, 261. Its most common use is as a final comparison
after algebraic manipulation has produced two process expressions arbitrarily different
in naming of process variables, and differing structurally only in the way process variables are used to represent substructure. The implementation of unique fixed-point
induction is based on the algorithm presented in [15].
The processes P and Q of Figure 6, though not syntactically identical, can be shown
to be equivalent via unique fixed-point induction.

Figure 6: Equivalent Processes
Prioritized strong equivalence-If the tests of syntactic equivalence fail, the next test that
is performed is for prioritized strong equivalence, as described in Section 2.
The test for prioritized strong equivalence is carried out by converting the process
descriptions in question to state machines (LTS's, as discussed above) and applying a state minimization algorithm that preserves strong bisimulation[27] to the two
machines simultaneously, as if they represented a single graph with two disjoint components. If the resulting minimal state machine has a state that includes the start
state of both of the original machines, the original machines are strongly bisimilar. As
conversion from an algebraic expression to an LTS requires a number of operations
exponential in the size of the expressions, testing of prioritized strong equivalence can
be slow for systems that produce a large number of states. For obvious reasons, infinite
state processes (some of which are representable via a single finite algebraic expression)
cannot be tested by this means.
The processes P and Q of Figure 7, though not equivalent syntactically, can be shown
to be equivalent via prioritized strong equivalence.

P

=

q

=

( ( ~ ~ 1( )~. ~.NIL
1 ) I I ( ' ~ ~ 1( ) ' . ~ ~ .NIL)\{p,v};
1 )
( t a u , 1) .( t a u , 1) .NIL;
Figure 7: Equivalent Processes

Prioritized weak equivalence-If all other tests of equivalence fail, the final test that is
performed is for prioritized weak equivalence, as described in Section 2.
The test for prioritized weak equivalence is carried out by first eliminating internal ( T )
transitions from the LTS's produced by the prioritized strong equivalence test. For
every state of each machine, internal ( T ) transitions out of each state are replaced by
all external (non-T) transitions reachable from that state by one or more T steps. Once
all of the T steps have been eliminated, the resulting state machines are compared
using the state minimization algorithm of [27] to determine whether they are bisimilar
or not.

It is important to note that elimination of T edges does not involve reapplying the
preemption relation. Recall that, during the initial state machine construction, edges
representing preempted events and actions that could never be executed were eliminated. This process of pruning edges is not reapplied as part of the elimination of T
edges, since the elimination of T edges is meant to remove unobservable internal actions,
not to change the sequences of observable external actions that can be executed.
The processes P and Q of Figure 8, though not strongly bisimilar, can be shown to be
equivalent via prioritized weak equivalence.

Figure 8: Weakly Equivalent Processes
Finally, if two process are not strongly equivalent the whynot? command will display
a shortest pair of traces that distinguishes them. The whynot ^ ? command will display a
shortest sequence of actions that distinguishes two processes according to the definition of
prioritized weak equivalence.

Example 3.2 We have seen two implementations of five-place semaphores in Figures 4 and
5 . Now we proceed t o prove that they are equivalent using VERSA. The following VERSA
script inputs the process definitions:
Ready :
Ready :
Ready :
Ready :
Ready :
Ready :
Ready :
Ready :
Ready :
Ready :

.

GS [Ol = (3 :GS [Ol + Sp GS [I] ;
GSCil = ():GS[il + Sp.GSCi+ll + Sv.GS[i-11
GS [N] = (3 :GS [N] + Sp .GS [N-I] ;
PV
PVN

{i,1,N-13;

= 0 : P V + S p . ( r e c X . ( 0 : X + Sv.PV));
= P a r a l l e l [PV, (i, 1,N)] ;

Note that the # d e f i n e directiveis used to define the abbreviations Sp, Sv and the constant
N. We can use the query "GS C01 == PVN?" to test if the two implementations of five-place
semaphores are equivalent:
Ready: GS [Ol == PVN?
UFI n o t applied--operands a r e n o t guarded.
t r u e (by p r i o r i t i z e d s t r o n g equivalence)

VERSA concludes that the two implementations are strongly bisimilar.

Example 3.3 We test if the two specifications of the mutual exclusion problem in Section
2.4 are equivalent. The contents of the file "mutual-exclusion. acsr" which contains the
process definitions of the two specifications are shown in Figure 9.
The VERSA script to test the equivalence of the processes S and T is shown below:
Ready:
Ready:

#include <mutual-exclusion.acsr>
S == T?
UFI not applied--operands are not guarded.
false (by prioritized strong equivalence)
true (by prioritized weak equivalence)
Ready: whynot?
prefix: --{(cpul, 11, (cpu2,I), (chan2,l) , (data,O))-->
unmatched left :
--(tau, (2+1) )Qp-->
unmatched right :
--~(cpul,l),(chanl,l),(data,2),(cpu2,i))-->
--{(cpul,l>, (data,2) ,(cpu2,1))-->

The #include directive is used to input the process definitions. A query S == T? is then
issued to test the equivalence of S and T. As one can see, the processes S and T are not
equivalent via prioritized strong equivalence but are equivalent via prioritized weak equivalence. To find out why S and T failed the test for strong equivalence, a query whynot?
is entered. The returned messages displays that, after both processes execute the action
{(cpul ,I) ,(cpu2, I)
,(chan2, I ) , (data,0 ) ) which represents that task A running and
task B requesting to use data, the process S will execute the synchronized event p (the
P semaphore operation), but in the process T,both of the next steps will have task B taking
data. Indeed, since S uses explicit events to model a protocol that enforces mutual exclusion
and T does not, they cannot be strongly equivalent. Consequently, weak equivalence is the
strongest equivalence possible.
The above result establishes that the correctness of the process S follows from the correctness of the process T.

3.2.4

Executing process specifications

The LTS used for testing equivalence is also a natural base upon which to build an interactive
execution environment (i.e. an interpreter) for ACSR processes. This environment is entered
by typing the name of the process to execute followed by ! or ! . The first form starts the
interpreter with the LTS corresponding exactly to the process to be interpreted, and the
second starts the interpreter with a T-free LTS derived using the same methods used for
prioritized weak equivalence testing.
Within the interpreter, execution can be controlled in the following ways:

#define
#define
#define
#define
#define
#define

prcl
prc2
run1
run2
reql
req2

((data,
((data,
((cpul,
((cpu2,
{(cpul,
((cpu2,

l),(cpul,l))
2) ,(cpu2,l))
1))
1))
l),(chanl,l))
l),(chan2,1))

//---------------------------------------------------------------------/ / Specification using P ,V operations
//---------------------------------------------------------------------s
= ([PI I P2 I PVI {data))
\ <p,v);
PI
P-csl
P2
P-cs2
PV

=scope((recX. runl:X), dummy, infty,NIL, NIL, req1:P-csl);
= run1:P-csl + (p,l) .prcl:prcl:prcl:(v,1) .PI;
= scope((rec X. run2:X), dummy, infty, NIL, NIL, req2:P_cs2);
= run2:P_cs2 + (p,2) .prc2:prc2:prc2:prc2:(v,1) .P2;
= (3:PV + ('p,l) .rec X. (O:X+('v,l) .PV) ;

/ / Specification using no P,V operations
//---------------------------------------------------------------------T
= CQ1 1 921 (data);
=
Ql
Q-csl =
Q2
=
Q-cs2 =

scope((rec X. runl:X), dummy, infty, NIL, NIL, req1:Q-csl);
run1:Q-csl + prc1:prcl:prcl:Ql;
scope((rec X. run2 :X) , dummy, infty , NIL, NIL, req2 :Q-cs2) ;
run2:Q_cs2 + prc2:prc2:prc2:prc2:Q2;

Figure 9: VERSA Script of Specifications for Mutual Exclusion Problem

Advance the execution along a selected edge.
Backtrack along the current execution trace by one or more steps.
Execute the process until a deadlocked state or a state with more than one outgoing
edge is reached.
Execute the process until a deadlocked state is reached, making a random choice whenever confronted with two or more outgoing edges.
Set an upper bound on the number of actions that can be accumulated in a trace.
When this limit is reached, no more steps will be allowed.
Save the current state and trace information in a stack for later re-use. This allows
exploration of alternative paths without the need to restart from the initial state for
each path.
Restore a saved state and trace pair.
Discard the current trace.
Display the current node, nodes reachable from the current node, the current setting
of the trace length limit, the contents of the stack, or simulated time elapsed thus far
in the execution.
Display the current trace of timed and untimed actions.
Display the current trace of timed actions and events, omitting

T

steps.

Display global statistics from the state machine under test. The statistics reported
include (1) a count of reachable states; (2) a count of reachable edges, by label type;
(3) a count of deadlocked states; (4) a count of livelocked states (states that participate
in cycles of untimed events); and (5) a count of states that are capable of "stopping
the clock," i.e. states that offer only untimed event transitions with which the external
environment may never synchronize, thus halting the progress of time.

Example 3.4 As an example of interactive execution of ACSR processes, we analyze the
behavior of the process T in Example 3.3 to justify that it does satisfy the conditions of
mutual exclusion.
Ready: #include <mutual-exclusion.acsr>
Ready: T!
T <I> --((cpul,l), (chanl,l), (cpu2,l), (chan2,I) d a t a , O - - T->a
<2> --~(cpul,l),(chanl,l),(cpu2,l),(data,0))-T->b
<3> --((cpul, 11, (cpu2,1), (chan2,I), (data,O))-T->c
<4> --((cpul,l), (cpu2, I), (data,O))--> T->d

Ready [TI: s t e p 1
T->a < l >--((cpul,l),(data,2),(cpu2,1))-->
Ready [T->a] :

T->a->

In the above VERSA script, the file "mutual-exclusion.acsr" is input and the interactive
execution of the process T is started by issuing command "T!". T has four possible initial
steps. We enter " s t e p 1" to choose the first initial step which represents the situation where
both tasks request to enter the critical sections. The next step then shows that task B (with
higher priority) will get into the critical section immediately, while task A keeps running
outside the critical section. Thus, when both tasks request to enter their critical sections,
task B will enter without delay.
Let us continue the above script by backtracking and choosing the second initial step and
see what happens.
Ready [T->a] : back
T < I > - - < ( c p u l , l ) ,( c h a n l , l ) , (cpu2,l) , (chan2,l) ,d a t a 0 - - T->a
<2> --{(cpul, 11, (chanl, 11, ( c p u 2 , l ) , ( d a t a m - - T->b
<3> --{(cpul, 11, (cpu2,1), ( c h a n 2 , l ) , ( d a t a , 0 ) ) - - T->c
<4> --<(cpul, 11, (cpu2, I ) , (data,O))--> T->d
Ready [TI : s t e p 2
T->b <1>--((data, 1) ,( c p u l , 1) ,( c p u 2 , l ) ,(chan2, 1 ) ) - T->b->a
<2> --<(data, 11, ( c p u l , I ) , (cpu2,1))-->
T->b->b
Ready [T->b] :

The command "back" is entered to backtrack one step. The second initial step is chosen
(by " s t e p 2") which corresponds to task A requesting to enter its critical section. Then the
process T will be shown to have two next steps and task A will enter its critical section in
both cases. This shows that whenever d a t a is available and requested by a process, it will
be taken without delay.
Now we look at the situation where one task is within its critical section while the other
is waiting outside its critical section. We continue the above script and proceed to the next
step where task B requests to enter its critical section.
Ready [T->b] :
step 1
T->b->a < I >--((data,l),(cpul,l),(cpu2,i))-->
T->b->a->
Ready [T->b->a] : s t e p
T->b->a-> <1> --((data,l),(cpul,l),(cpu2,1))-->
T->b->a-[2]->
Ready [T->b->a->I : s t e p
T->b->a-[2] -> <1> - - ( ( c p u l , l ) , ( c h a n l , l ) , ( d a t a , 2 ) , (cpu2, I ) > - T->a->
<2> --~(cpul,l),(data,2),(cpu2,i))-->
T->c->b
Ready [T->b->a-> [2] ->] :

We can see that, after task A finishes its processing in the critical section, the process
T will have two next steps and both will have task B entering its critical section. This

demonstrates that no task will have to wait indefinitely before entering its critical section.

4

Summary and Future Directions

We have described ACSR, a process algebra that includes features for representing synchronization, time, temporal scopes, resource requirements, and priority. We have also presented
VERSA, a tool for interactive specification and analysis of resource-bound real-time systems.
VERSA automates tedious tasks involved in the algebraic approach to the formal analysis
of such systems. We consider here a few possible enhancements to the existing system.
The equivalence tests that have been implemented thus far are only the most basic
tests possible. Many more equivalences are planned, some of which are unique to the ACSR
paradigm. For example, that priority values match exactly in a strong bisimulation is perhaps
too strong a requirement, since all that matters after the first transition of a process is the
relative priorities of the remaining transitions. Research into equivalence based on matching
of relative priorities has led to definitions of unprioritized equivalence and unprioritized
congruence.
The state machines into which processes are translated for testing equivalence and interpretation is the simplest labeled transition system model imaginable. We are investigating
ways to augment this translation with a translation from ACSR processes to CTSM (Communicating Timed State Machine)[28]. It is hoped that translating processes to CTSM will
allow them to be represented with significantly fewer states, although the impact that this
more compact representation will have on the complexity of analysis has yet to be determined.
Other desirable features would be the addition of a database that would allow the VERSA
environment to be saved between analysis sessions, implementation of a graphical user interface based on a standard windowing package, and implementation of a model checking
facility.
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A

ACSR Laws
Choice(1)
Choice(2)
Choice(3)
Choice(4)
Choice(5)
Choice(6)
Choice(7)
Par(1)
Par (2)
Par(3)
Par (4)
Par(5)

P + NIL = P
P+P=P

NILllNIL = NIL
(A : P)IINIL = NIL
(a, n).PIINIL = (a, n).(PIINIL)
PIIQ = QllP
(PllQ)llR = Pll(QllR>

Table 2: ACSR Laws (Part 1 of 2)

+

Scope(1) A : P Ab, ( Q ,R , S ) = A : ( P
( Q ,R , S ) ) S if t > 0
Scope(2) ( a ,n ) . P A*,( Q ,R , S ) = ( a ,n ) . ( P A*,( Q ,R , S ) ) S if t > 0 /i a # 6
Scope(3) ( a , n ) . P Ab, ( Q , R , S ) = ( r , n ) . Q S i f t > 0 / \ a = b
Scope(4) P Ab, ( Q ,R , S ) = R
Scope(5) (PI P2) A",Q, R, S ) = PI A",Q, R, S )
P2 Ab, ( Q ,R , S)
Scope(6) NIL n6, ( Q ,R , S ) = S
Res(1)
NIL\F = NIL
Res(2)
( P + Q?\F = (P\F) (Q\F)
( A : P)\F = A : (P\F)
Res(3)
Res(4)
((a,n).P)\F=(a,n).(P\F)ifa$FAZ$F
( ( a ,n).P)\F = N I L if a E F V a E F
Res(5)
(P\F1)\F2 = P\(Fl U F2)
Res(6)
([PII)\F = [P\Fl I
Close(1) [NILII = NIL
Close(2) [P Q ]I = [PII [Q]I
Close(3) [Al : PI I = (A1 U A2) : [PII where A2 = { ( T 0)
, (r E I - p(A1))
Close(4) [ ( a ,n ) .PI I = ( a ,n ) .[PII
Close(5) [[PII ] J = [PII" J
Close(6) [P\F]I = ([P]I)\F
Rec(1) recX.P = P [ r e c X . P / X ]

+

+

+

+

+

+

Table 3: ACSR Laws (Part 2 of 2)

+

